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Metal-ferroelectric-insulator-semiconductor capacitors with PbZr0.53 ,Ti0.47O3 PZT ferroelectric
layer and dysprosium oxide Dy2O3 insulator layer were fabricated and characterized. The
measured memory window of 0.86 V was close to the theoretical value W2dfEc0.78 V at a
sweep voltage of 8 V. The size of the memory window as a function of PZT film thickness was
discussed. The C-V flatband voltage shift VFB as function of charge injection was also studied.
An energy band diagram of the Al/PZT/Dy2O3/ p-Si system was proposed to explain the memory
window and flatband voltage shift. The charge injection is mainly due to electrons. © 2006
American Institute of Physics. DOI: 10.1063/1.2177549Recently, ferroelectric memory field effect transistors
FEMFETs with a metal-ferroelectric-insulator-silicon
MFIS structure have emerged as promising nonvolatile
memory devices.1 The superior characteristics of MFIS in-
clude a single-device structure, low power consumption, and
nondestructive readout operation.2 However, before they can
be utilized, the electrical properties of MFIS capacitors such
as memory window and leakage current need to be better
understood. In the literature, the investigated ferroelectric
layers in the MFIS structure include SrBi2Ta2O9 SBT,3–8
PbZr0.53 ,Ti0.47O3 PZT,9,10 Bi3.25La0.75Ti3O12 BLT,11,12
and the insulator layers include SiO2,3,4 Si3N4,7,12 Al2O3,7
ZrO2,5 TiO2,5 MgO,10 and Y2O3.8 The purpose of the insu-
lator layer is to prevent the reaction and interdiffusion be-
tween the ferroelectric layer and silicon substrate, as well as
to improve the retention properties.6 Although good interface
properties of SiO2/Si can be achieved in the MFIS structure
using PZT as the ferroelectric layer,13 it is difficult to apply
sufficient voltage to the PZT layer because the dielectric con-
stant of PZT is much higher than that of SiO2. High- insu-
lator layer is attractive because proportionally larger voltage
can be applied across the ferroelectric layer.
High- lanthanide oxides are good candidates for gate
dielectrics.14 Some lanthanide oxides such as La2O3, Gd2O3,
Lu2O3, and Dy2O3 are thermodynamically stable in contact
with Si.14,15 Another key criterion for the selection of high-
dielectric is the band offset. A dielectric with large band off-
set will give high energy barriers for electrons and holes. The
energy band gap of Dy2O3 is 4.8 eV.16 In this work, the
thickness of PZT layer was varied from 200 to 260 nm and
the thickness of the Dy2O3 layer was 20 nm. The size of the
memory window was investigated by the capacitance-
voltage C-V method. The memory window as a function of
ferroelectric film thickness was discussed. The energy band
diagram of the MFIS structure is constructed to explain the
experimental results.
P-type 100 orientation, 4-in. diameter silicon wafers
6.5–8  cm were used as the starting substrates. The
aElectronic mail: trevorjuan@umc.com
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sputtering at room temperature. The PZT target was
Pb1.1Zr0.53 ,Ti0.47O3. The excess of Pb was to compensate
volatile PbO. A thermal treatment was performed for PZT in
pure O2 at 700 °C for 60 s. The crystalline phase of PZT
thin films was identified by x-ray diffraction model Shi-
matzu XD-5. The aluminum electrode was patterned using a
lift-off process. Postmetallization annealing PMA was per-
formed at 400 °C in N2 ambience for 30 s. The C-V charac-
teristics were measured with an HP4284B LCR meter. The
area of the capacitors is 150150 m. The interface-
trapped density Dit of Al/PZT/Dy2O3/Si capacitors using
the conductance method17 is 31011 eV−1 cm−2. The relative
dielectric constant r of PZT and Dy2O3 obtained from sepa-
rate Au/PZT/Pt MIM and Al/Dy2O3/Si MIS capacitors is
500 Ref. 18 and 14, respectively. Figures 1a and 1b
show the secondary-ion-mass spectroscopy SIMS profiles
of as-deposited and 700 °C-annealed PZT/Dy2O3/Si
samples. It is clear that the out-diffusion of Pb, Zr, and Ti
atoms is contained within the Dy2O3 layer. Thus, the Dy2O3
insulator serves as a good barrier layer to suppress Pb diffu-
sion into silicon substrate.
FIG. 1. a SIMS profiles of as-deposited and b 700 °C annealed
PZT/Dy2O3/Si MFIS samples.
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pacitors with different PZT film thicknesses. The theoretical
memory window is W2dfEc.18 The voltage drop across
the ferroelectric layer Vf and the insulator layer Vi can be
expressed as Vf /Vi=dfi /di f, where df, di,  f, and i are the
film thicknesses and the dielectric constants of the ferroelec-
tric and the insulator layers, respectively. For a PZT thick-
ness of 230 nm, the Vf /Vi ratio is 23014/205001:3.
Therefore, the voltage across the PZT layer is given by about
one-fourth of the total applied voltage. For an applied volt-
age of 8 V, 2 V is applied across the PZT layer. The electric
field across the PZT layer is about 90 kV/cm. From our
previous Au/PZT/Pt capacitor result, the remnant polariza-
tion Pr and the coercive field Ec under the electric field of
90 kV/cm are 2.9 C/cm2 and 16.8 kV/cm, respectively.
The memory window can thus be calculated as 2dfEc
0.78 V, which is close to the measured memory window
of 0.86 V. The dependence of the memory window on the
thickness of the ferroelectric layer and the insulator layer
was discussed in our previous work19and can be obtained
using the following equations:18
Ef =  i
 fdi + idf
 · VG, 1
Ei =   f
 fdi + idf
 · VG, 2
where Ef and Ei are the electric fields in the PZT layer and
Dy2O3 layer, respectively. VG is the gate voltage. In the
present case, the memory windows decrease slightly with
decreasing PZT thickness under the same sweep voltage.
This is because the electric field Ei in the insulator is in-
creased with decreasing df. As a result, the charge injection
effect is enhanced.
The C-V orientation is influenced by two effects, the
polarization of the ferroelectric layer and the trapped charges
injected into the insulator layer. When a negative voltage is
first applied to the gate of the MFIS capacitor, the PZT layer
becomes polarized and an extra number of positive charges
will be induced at the silicon surface due to the polarization
of the PZT layer. When the sweep voltage increases from
negative to positive voltages, an additional positive voltage
is needed to convert the silicon surface from accumulation to
inversion. Thus, the C-V curve is shifted toward the right.
FIG. 2. The memory windows of PZT/Dy2O3/Si MFIS capacitors with
different PZT film thicknesses. The inset figure shows the C-V curves at a
sweep voltage range of ±6 V.The reverse is true when the sweep voltage changes from
Downloaded 17 Jan 2012 to 140.114.195.186. Redistribution subject to AIP lipositive to negative. Hence, there will be a clockwise C-V
hysteresis window. This is the polarization effect. Figure 3
shows that the C-V curves are shifted toward to the right
positiveVFB when the swept voltage changes from nega-
tive to positive, which indicates that the dominant mecha-
nism is ferroelectric polarization.
When the voltage sweeps from positive to negative, the
polarization effect should give a negativeVFB. However,
Fig. 3 shows that most of the VFB are positive. This is due
to the charge injection effect. When a negative bias is ini-
tially applied on the Al electrode, some positive charges will
be injected into and trapped in the insulator layer, which in
turn induces negative charges in the silicon surface. When
the applied voltage sweeps from negative to positive voltage,
the positive voltage needed to convert the silicon surface
from accumulation to inversion will become lower. Thus, the
C-V curve is shifted toward the left. The reverse is also true.
Therefore, the effect of the injected electron charges is to
make the C-V orientation counterclockwise. The samples
with thicker PZT of 260 nm show negative VFB from po-
larization effect, whereas the thinner ones show
positiveVFB. The charge injection effect is lesser for larger
df and therefore lesser Ei.
Figures 4a and 4b show the energy band diagrams of
the Al/PZT/Dy2O3/Si MFIS structure under negative and
FIG. 3. Flatband voltage shift VFB with different sweep directions.
FIG. 4. a The energy band diagram of the Al/PZT/Dy2O3/Si capacitor
under negative bias VG0. b The energy band diagram of the
Al/PZT/Dy2O3/Si capacitor under positive bias VG0.
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Dy2O3 is 4.8 eV.14 The Al/Dy2O3 barrier height was calcu-
lated from Schottky emission to be 0.89 eV.20 The Dy2O3/Si
barrier height can then be calculated as 0.79 eV. The energy
barrier for holes at the Dy2O3/Si interface is thus 2.91 eV.
An electron affinity of 3.26 eV for Dy2O3 is obtained. Tak-
ing the work function of Al as 	Al=4.15 eV, the electron
affinity of PZT is 2.15 eV and the energy band gap of PZT is
3.4 eV,1 and the barrier height at the Al/PZT interface	Al/PZT
is about 2.0 eV for electrons and 1.4 eV for holes. Since the
electron barrier height at the Dy2O3/Si interface is the small-
est one, the charge injection is mainly due to electrons.
In summary, Al/PZT/Dy2O3/Si MFIS capacitors were
fabricated and characterized. The C-V memory window of
0.86 V is consistent with theoretical estimate. The size of the
memory window is measured as a function of PZT film
thickness. The memory window is also affected by charge
injection. An energy band diagram of the Au/PZT/Pt system
is proposed to explain the memory window and flatband
voltage shift VFB. The charge injection is mainly caused
by electrons.
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